IN THE CLAIMS:

transfer gate contacts a wordline.

2

We claim:

1	1.	A memory system comprising a plurality of T-RAM cells arranged in an array,
2	wherein each of the plurality of T-RAM cells includes a thyristor region beneath at least a	
3	portion of a	transfer gate region.
1	2.	The memory system according to Claim 1, wherein the thyristor region
2	includes a buried vertical thyristor and the transfer gate region includes a horizontally	
3	stacked pseudo-TFT transfer gate.	
1	3.	The memory system according to Claim 1, wherein each of the plurality of T-
4 ·		has a size of less than or equal to $8F^2$.
II 2	KAM CCIIS II	las a size of less than of equal to or.
1 2 2 1	4.	The memory system according to Claim 1, wherein the plurality of T-RAM
14 42		
1		
1	5.	The memory system according to Claim 1, wherein a base of the thyristor
<u></u>	region is sur	rounded by a vertical surrounded gate.
112 11		
1	6.	The memory system according to Claim 5, wherein the vertical surrounded
2	gate contacts	s a wordline.
1	7	The memory system recording to Claim 1 sybersin the thuristor region and
2	7.	The memory system according to Claim 1, wherein the thyristor region and
2	the transfer §	gate region are connected by a lateral epitaxial grown n+ region.
1	8.	The memory system according to Claim 2, wherein a bitline contacts a
2	junction of the	he stacked pseudo-TFT transfer gate.
1	9.	The memory system according to Claim 2, wherein the stacked pseudo-TFT

- 10. The memory system according to Claim 1, wherein each of the plurality of T-RAM cells includes structure for the traversal of at least two wordlines there through. 2
- The memory system according to Claim 2, wherein a vertical surrounded gate 11. is aligned with a base region of the buried vertical thyristor.

A T-RAM array comprising: 12.

a plurality of T-RAM cells, wherein each of the plurality of T-RAM cells includes a thyristor region beneath at least aportion of a transfer gate region.

The array according to Claim 12, wherein the thyristor region includes a 13. buried vertical thyristor and the transfer gate region includes a horizontally stacked pseudo-TFT transfer gate.

2

The array according to Claim 12, wherein each of the plurality of T-RAM 14. cells has a size of less than or equal to 8F².



1

2

- The array according to Claim 12, wherein the plurality of T-RAM cells are 15. fabricated on a semiconductor SQI or bulk wafer.
- The array according to Claim 12, wherein a base of the thyristor region is 16. surrounded by a surrounded gate.
- The array according to Claim N, wherein each of the plurality of T-RAM 17. cells includes structure for the traversal of at least two wordlines there through.
- A method for fabricating a T-RAM array having a plurality of T-RAM cells, 18. 1 the method comprising the steps of: 2
- providing a semiconductor wafer; 3
- fabricating a thyristor region having a thyristor for each of the plurality of T-RAM cells over the semiconductor wafer; and 5

4

5

1

2

3

4

5

1

2

3

4

1

2

fabricating a surrounded gate for each of the plurality of T-RAM cells, wherein the surrounded gate is aligned with a base region of the thyristor;

fabricating a transfer gate region having a transfer gate for each of the plurality of T-RAM cells over at least a portion of the thyristor region.

- 19. The method according to Claim 18, wherein each of the plurality of T-RAM cells has a size of less than or equal to 8F².
- 20. The method according to Claim 18, wherein the semiconductor wafer is a semiconductor SOI or bulk wafer.
- 21. The method according to Claim 18, wherein the thyristor is a vertical thyristor and the transfer gate is a pseudo-TFT transfer gate.
- 22. The method according to Claim 18, further comprising the step of fabricating first and second wordlines, wherein the first wordline contacts the surrounded gate and the second wordline is integral with the transfer gate.
- 23. The method according to Claim 18, further comprising the step of fabricating a plurality of bitline contacts throughout the T-RAM array; and

fabricating a plurality of bitlines and a plurality of bitline contacts contacting a respective one of the plurality of bitlines, wherein each of the plurality of bitline contacts connects the respective one of the plurality of bitlines to a junction of the transfer gate.

24. The method according to Claim 18, further comprising the step of providing three layers on the semiconductor wafer prior to the step of fabricating the thyristor region, wherein a first layer is provided on top of a buried oxide layer and is a p-type layer and a second layer is provided on top of the first layer, said second layer is a nitride-oxide layer having a nitride layer below an oxide layer.

1

2

3

4

5

6

1

2

3

The method according to Claim 24, wherein the step of fabricating the 25. 1 thyristor region having the thyristor for each of the plurality of T-RAM cells over the 2 semiconductor wafer includes the steps of: 3 providing a mask over the semiconductor wafer; etching the oxide layer of the second layer to form etched regions over the nitride layer; 6 depositing polysilicon within the etched regions; 7 etching the polysilicon to form a pair of spacer gates for each of the plurality of T-8 RAM cells; 9 etching the nitride layer of the second layer to the surface of the first layer to shape the thyristor region; and growing an n-p-n layer within the thyristor region to form the thyristor. The method according to Claim 25, wherein the step of growing the n-p-n 26. layer includes the steps of: fabricating a first n-type layer over the first layer using a first n-type doping implant; fabricating an p-type layer over the first n-type layer using a p-type doping implant; and fabricating a second n-type layer over the p-type layer by using a second n-type doping implant.

- 27. The method according to Claim 26, wherein the step of fabricating the first n-type layer includes the step of using n-type doping with a dosage of between 2E13/cm² and 8E14/cm²; wherein the step of fabricating the p-type layer includes the step using a p-type doping with a dosage of between 4E13/cm² and 1E14/cm²; and wherein the step of fabricating the second n-type layer includes the step of using an n-type doping with a dosage of between 8E14/cm² and 3E15/cm².
- 28. The method according to Claim 18, wherein the step of fabricating the transfer gate region having the transfer gate for each of the plurality of T-RAM cells over at least a portion of the thyristor region includes the steps of:

- 14 - 728-208 (YOR9-2001-0270 US1)

1	fabricating an epi layer over the thyristor region;
2	providing a dielectric film over the epi layer;
3	depositing an insulating film over the dielectric film;
4	forming two gates within the insulating film; and
5	implanting an n+ dopant within the epi layer to form source and drain regions for the
6	transfer gate.

The part of the pa